

## JAPANESE PATENT OFFICE

## PATENT JOURNAL

KOKAI PATENT APPLICATION NO. HEI 4[1992]-180257

Int. Cl.<sup>5</sup>: H 01 L 25/065  
25/07  
25/18  
H 01 L 25/08

Sequence Nos. for Office Use: 7638-4M

Application No.: Hei 2[1990]-310356

Application Date: November 14, 1990

Publication Date: June 26, 1992

No. of Claims: 1 (Total of 3 pages)

Examination Request: Not requested

## METHOD FOR PACKING SEMICONDUCTOR INTEGRATED CIRCUIT

Inventors: Hironari Yoshida  
Kitaitami Business  
Office, Mitsubishi  
Electric Semiconductor  
Software K.K.  
4-1 Tamahara, Itami-shi,  
Hyogo-ken

Akira Miyashiro  
Kitaitami Business  
Office, Mitsubishi  
Electric Semiconductor  
Software K.K.

4-1 Tamahara, Itami-shi,  
Hyogo-ken

Masahiko Ishida  
Kitaitami Business  
Office, Mitsubishi  
Electric Semiconductor  
Software K.K.  
4-1 Tamahara, Itami-shi,  
Hyogo-ken

Applicant:

Mitsubishi Electric  
Corporation  
2-2-3 Marunouchi,  
Chiyoda-ku, Tokyo

Agents:

Masuo Oiwa, patent  
attorney, and 2 others

[There are no amendments to this patent.]

Claim

A method for packing a semiconductor integrated circuit characterized by the fact that in several semiconductor integrated circuit chips having signal connecting terminal parts to the outside, the signal connecting terminal parts are mutually connected on a package for an integrated circuit or a printed-circuit board.

\* \* \*